Dr.satyanarayana, J.D. (tran.) (2017) “VLSI Design of Power Gated NOR-based Content Addressable Memory”, International Journal of Scientific Research and Management (IJSRM), 2(10). Available at: https://www.ijsrm.net/index.php/ijsrm/article/view/1192 (Accessed: 5 September 2025).